[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[commits] r14458 - in /trunk/libc: ChangeLog.eglibc sysdeps/powerpc/powerpc32/dl-trampoline.S
- To: commits@xxxxxxxxxx
- Subject: [commits] r14458 - in /trunk/libc: ChangeLog.eglibc sysdeps/powerpc/powerpc32/dl-trampoline.S
- From: joseph@xxxxxxxxxx
- Date: Wed, 06 Jul 2011 16:51:42 -0000
Author: joseph
Date: Wed Jul 6 09:51:41 2011
New Revision: 14458
Log:
2011-07-06 Sebastan Andrzej Siewior <bigeasy@xxxxxxxxxxxxx>
* sysdeps/powerpc/powerpc32/dl-trampoline.S: Put __NO_FPRS__
around floating point opcodes.
Modified:
trunk/libc/ChangeLog.eglibc
trunk/libc/sysdeps/powerpc/powerpc32/dl-trampoline.S
Modified: trunk/libc/ChangeLog.eglibc
==============================================================================
--- trunk/libc/ChangeLog.eglibc (original)
+++ trunk/libc/ChangeLog.eglibc Wed Jul 6 09:51:41 2011
@@ -1,3 +1,8 @@
+2011-07-06 Sebastan Andrzej Siewior <bigeasy@xxxxxxxxxxxxx>
+
+ * sysdeps/powerpc/powerpc32/dl-trampoline.S: Put __NO_FPRS__
+ around floating point opcodes.
+
2011-06-23 Paul Pluzhnikov <ppluzhnikov@xxxxxxxxxx>
* resolv/res_libc.c (__res_initstamp): Declare unconditionally.
Modified: trunk/libc/sysdeps/powerpc/powerpc32/dl-trampoline.S
==============================================================================
--- trunk/libc/sysdeps/powerpc/powerpc32/dl-trampoline.S (original)
+++ trunk/libc/sysdeps/powerpc/powerpc32/dl-trampoline.S Wed Jul 6 09:51:41 2011
@@ -137,6 +137,7 @@
stw r9,40(r1)
stw r10,44(r1)
stw r0,8(r1)
+#ifndef __NO_FPRS__
# Save the floating point registers
stfd fp1,48(r1)
stfd fp2,56(r1)
@@ -146,6 +147,7 @@
stfd fp6,88(r1)
stfd fp7,96(r1)
stfd fp8,104(r1)
+#endif
# XXX TODO: store vmx registers
# Load the extra parameters.
addi r6,r1,16
@@ -169,6 +171,7 @@
lwz r4,20(r1)
lwz r3,16(r1)
lwz r0,12(r1)
+#ifndef __NO_FPRS__
# Load the floating point registers.
lfd fp1,48(r1)
lfd fp2,56(r1)
@@ -178,6 +181,7 @@
lfd fp6,88(r1)
lfd fp7,96(r1)
lfd fp8,104(r1)
+#endif
# ...unwind the stack frame, and jump to the PLT entry we updated.
addi r1,r1,320
bctr